PicoCal Electronics

Patrick Robbe, IJCLab Orsay, 30 March 2023



- Requirements for electronics for LS4:
 - Energy measurement on 12 bits, on a large dynamic range, $E_T=0$ to O(100 GeV)
 - Time measurement with 15ps rms resolution at large energies (E_T~1 GeV), for the entire chain (Detector, PMT, cable and electronics)
 - FEBs located on the ECAL platform: modest radiation environment (~40 kRad)
 - Keep flexibility to include a timing layer in the readout, re-using most of the chain
 - Perform data reduction or pre-processing in the electronics when possible

Run 3 electronics



- No time measurement, smaller dynamic range ($E_T = 0$ to 20 GeV)
- 6016 channels, 32 channels per board: 188 boards in 14 crates
- No data processing (in FEB or PCIe40), all data sent offline: 12 bit ADC per channel + 40 bits LLT per board
- Institutes:
 - ICECAL ASIC: Barcelona/Valencia
 - FEB: IJCLab Orsay
 - PCIe40 firmware: LAPP Annecy

COTS PMT conditioning circuit

- COTS based signal conditioning circuit, placed either at the base of the PMT (if radiation hardness allows) or at the input of the FEB, to compensate signal losses in the coaxial cable
- Goal: deliver voltage signal with range of ~2V to facilitate signal distribution to each path (E/t)
- First prototype produced and tested
 - Source AWG with GFAG signal shape
 - Pole Zero cancellation reduces the signal width
 - Amplification modified during tests
 - Stability has to be reviewed
- Second version under design
 - Market search for different options of op-amps
 - Flexible design for interchangeable op-amps
 - Aiming for test beam evaluation this year

Barcelona/Valencia







Barcelona/Valencia + Univ. Politecnica de Barcelona

ICECAL65

- Two separate processing paths (energy ICECAL65 and time SPIDER) with dedicated ASICs in CMOS 65nm TSMC technology (most lasting technology)
- Energy measurement with 2 gains to cover the large dynamic range
- Analog processing chain:
 - Input Stage:

٠

- low noise + high bandwidth
- four independent signal outputs
- extra discriminator output
- Pole Zero cancellation Shaper:
 - minimize spillover
 - tunable pole and zero
- Integrator:
 - tunable feedback capacitor
- Track & Hold:
 - high slew rate
- Digital sampling synchronization
 - Dedicated DLL per channel.
 - Three independent phases for integrator, T&H and ADC.
 - Predictable subchannel after reset
- Status:
 - Channel design at behavior level ready
 - Library ready with the most essential blocks
 - OTA (for most blocks) being designed
 - DLL with 32 phase steps under design



SPIDER

Clermont/Orsay + Caen/Lyon Tests at Syracuse of other chips

- 15ps rms resolution:
 - In range $E_T = 50$ MeV to 5 GeV, factor of 100
 - With maximal possible channel occupancy: the version of LS3 will aim at 10% occupancy per channel (E_T >50 MeV), improved for LS4 version
 - Based on waveform TDC (Time to Digital Convertors)
- Waveform digitization in analog memories avoids degradation of time resolution due to time walk effects when working with traditional TDC and discriminators and large dynamic ranges, but with the drawback of large readout dead-time
- Use 8 samples of the digitized wave form extract time information in a FPGA
 - Adapt easily to evolution of signal shape due to ageing
 - Compatible with timer layer option

More details in Dominique Breton's talk at DRD7 ECFA workshop



SPIDER

• Simulations of electronics timing jitter vs. signal amplitude with realistic SPACAL signal caracteristics: rise time 1.5ns, $\sigma_{noisc} = 500 \text{ uV RMS}$

1.6 $\sigma_{t} \sim 16 \text{ps RMS}$ (@50mV) 1.4 Dynamic range of 20 and ps $\sigma_t \sim 6 ps RMS$.= 1.2 $\sigma_t = \frac{\sigma_n}{\left|\frac{dV}{dt}\right|}$ TDC/single-edge discriminator .≝ 1.0 ~9ps RMS 0.8 Jitter effect 0.2 0.4 0.5 0.1 0.3 resolution of leading edge discriminator 1e-1 $\sigma_t \sim 80 \text{ps RMS}$ signal noise = 0.5mV (@10mV) Dynamic range of 100 and rise time= 1.5000000000000002n Slope saturates ... $\sigma_{\rm r} \sim 32 \rm ps RMS$ TDC/single-edge discriminator 50ps RMS Fixed threshold Δt : time walk 0.00 0.15 0.20 30mV 0.05 0.10 Amplitude in V **Digital Constant Fraction Discriminator** 1e-10 1.0 - $\sigma_t \sim 110 \text{ps RMS}$ (@10mV) signal noise= 0.5mV Dynamic range of 100 and 0.8 rise time= 1.5ng T sampling= 200.0p SPIDER technology 0.6 nb bits ADC= 10bits 50ps RMS bruit ADC= 0.5mV $\sigma_{\rm r} \sim 5 \rm ps \ RMS$ DR ADC = 1V25ps RMS 0.2

> 0.05 50mV

E_T=50 MeV for ซีซิพัทปั

30mV

0.20

0.25

0.0

SPIDER

- LS3 version:
 - 8 channels per ASIC for LS3 version
 - 8 memory banks in parallel to reduce deadtime for 10% occupancy
 - Development started in 2022
- LS4 version:
 - Add on-chip data compression
 - Get closer to 100% occupancy
 - Work with Barcelona/Valencia to try to include ICECAL in a common chip



• Front-End board to

FEBs

- Host the two ASICs and the optical interfaces (lpGBT)
- Perform digital processing in several FPGAs on the board (Microchip PolarFire chip)
 - time extraction,
 - pedestal subtraction,
 - Associate time and energy informations
 - Data formatting
 - Likely that more sophisticated data processing is needed in order to reduce data flow: would require communications between boards via backplane or cables
- To be largely based on previous versions produced in Orsay (9U boards, placed on the calo platform): 32 channels, 3 FEBs/PCIe40
 - Unavoidable that during Run 4 we have two different systems running in parallel
 - Because of limited space on the calo platform, need to have boards handling 64 channels for LS4, with connectors on the front and back sides
 - Need also to redesign the backplane
- Start development mid 2023

Orsay

Steps for LS4

- LS3: 9344 channels in total, i.e. ~3500 extra channels (20 crates in total)
 - For 6016 channels, keep the current Run 3 electronics entire chain
 - Two options for the 3500 extra channels (x extra PCIe40/400 for both):
 - Produce 110 new FEBs (timing FEBs) with the new ASICs (ICECAL65 and SPIDER), with 32 channels per board, and interface to PCIe400:
 - Important to test precise time measurement during Run 4, even if not required for physics
 - Produce 110 FEBs (backup FEBs) almost identical to the Run 3 FEBs, using the Run 3 ICECAL ASIC but without time measurement:
 - Some components for the Run 3 FEB are not available anymore so cannot produce them identical
 - IpGBT Interface with PCIe400 (and compatible also with future PCIe40 firmwares)
- LS4: 30208 channels (24 crates in total)
 - New FEB developed for all channels, with 64 channels per board: 470 boards in total
 - With final versions of ICECAL65 and SPIDER ASICs

First planning: Chips and FEBs for LS3

- PMT conditioning chip: produced and tested end of 2025
- ICECAL65: v0 (8 channels) mid 2025, v1 (16 channels) end of 2027
- SPIDER: v0 (2 channels) mid 2024, v1 (8 channels) mid 2026, v2 (LS3) end of 2027
- FEBs:
 - R&D of the timing and backup FEBs in parallel until 2026
 - Decide beginning of 2026 which one to produce for Run 4:
 - To produce *timing FEB*, we need to wait for the production of the ASICs: FEBs would be produced and tested <u>end of 2028</u>
 - For the *backup FEBs*, they would be ready <u>mid 2027</u>. Possibility to install still a smaller number of timing FEBs during on YETS of Run 4 to test the timing

PCIe400

- For LS3, keep data processing similar to Run 3, i.e. send all energy measurement offline + 10% of the time measurement (removing LLT):
 - Requires extra 20 PCIe40 or 10 PCIe400
 - 440 extra optical links
- For LS4, some data processing to reduce the data flow will be necessary, which can be done partly in the PCIe400 FPGAs
 - <u>Some ideas for FPGA assisted co-processing</u> presented by Riley Henderson (Monash University) in December
- LAPP Annecy agrees to take care of the basic data processing firmware (similar to the Run 3 one), help needed for the development of the more complex options for LS4

Open tasks

- Second test bench for SPIDER (Syracuse potentially interested)
- Backplanes of Front-End crates and the associated connectics for LS4
- Analog cables (signal, interconnections)
- Optical connections
- Power-supplies for Front-End crates
- Electronics for calibration system (LEDs, Cincinnati potentially interested)
- Software for slow control of the electronics
- Firmware for advanced data processing in PCIe400 (or FEB)

Conclusions

- Architecture defined for the electronics chain, for energy and time measurement
- R&D for 2 ASICs to measure energy and time started last year, R&D for FEB starting now
- Planning to have these 2 ASICs already in Run 4 (which would allow to test timing with the Calo) is tight, but the associated developments are required also for LS4
- Realistic back-up plan also in place with contingency to be ready and commissioned for the start of Run 4

Chip planning



SPIDER: Planning for LS4



FEB planning: timing FEB (LS4) and backup FEB (LS3)





17